(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
8 January 2004 (08.01.2004)

PCT

(10) International Publication Number
WO 2004/003714 A2

(51) International Patent Classification[7]: G06F 1/24

(21) International Application Number:
PCT/PL2003/000058

(22) International Filing Date: 17 June 2003 (17.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
P-354827 1 July 2002 (01.07.2002) PL

(71) Applicants *(for all designated States except US)*: **ADVANCED DIGITAL BROADCAST POLSKA SP. ZO.O.** [PL/PL]; ul. Trasa Północna 16, PL-65-119 Zielona Góra (PL). **ADVANCED DIGITAL BROADCAST LTD.** [—/—]; 15F, 205, Section 3, Pei-Hsin Road, Hsin-Tien City, Taipei County, 231 Taiwan (TW).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: **STABROWSKI, Marcin** [PL/PL]; ul. Dabrówki 14 m. 3, PL-65-096 Zielona Góra (PL).

(74) Agent: **HUDY, Ludwik**; Czernichów 4, PL-32-070 Czernichów, Kraków (PL).

(81) Designated States *(national)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,

*[Continued on next page]*

(54) Title: CIRCUIT FOR DETECTION OF INTERNAL MICROPROCESSOR WATCHDOG DEVICE EXECUTION AND METHOD FOR RESETTING MICROPROCESSOR SYSTEM




(57) Abstract: In a circuit for detection of internal microprocessor watchdog device execution comprising a microprocessor (6) with the internal watchdog device and with an input/output line (11) transmitting information about microprocessor reset, and a device for resetting the microprocessor system, to the input/output line (11) transmitting information about microprocessor (6) reset, a clock input CK is connected, which triggers the flip-flop (12), whose data input D and an inverted reset input /R are connected to the output of the device (19) for resetting the microprocessor system, and the inverted flip-flop (12) output /Q is connected to the input of the device (19^) for resetting the microprocessor system.

WO 2004/003714 A2

ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

— *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for all designations*

— *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for all designations*

— *of inventorship (Rule 4.17(iv)) for US only*

**Published:**

— *without international search report and to be republished upon receipt of that report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*